CMSIS-CORE  Version 5.0.1
CMSIS-CORE support for Cortex-M processor-based devices
 All Data Structures Files Functions Variables Enumerations Enumerator Groups Pages
Reference
Here is a list of all modules:
[detail level 12]
oCompiler ControlCompiler agnostic #define symbols for generic C/C++ source code
oPeripheral AccessNaming conventions and optional features for accessing peripherals
oSystem and Clock ConfigurationFunctions for system and clock setup available in system_device.c
oInterrupts and Exceptions (NVIC)Functions to access the Nested Vector Interrupt Controller (NVIC)
oCore Register AccessFunctions to access the Cortex-M core registers
oIntrinsic Functions for CPU InstructionsFunctions that generate specific Cortex-M CPU Instructions
oIntrinsic Functions for SIMD Instructions [only Cortex-M4 and Cortex-M7]Access to dedicated SIMD instructions
oFPU FunctionsFunctions that relate to the Floating-Point Arithmetic Unit
oSystick Timer (SYSTICK)Initialize and start the SysTick timer
oDebug AccessDebug Access to the Instrumented Trace Macrocell (ITM)
oTrustZone for ARMv8-MFunctions that related to optional ARMv8-M security extension
|oCore Register Access FunctionsCore register Access functions related to TrustZone for ARMv8-M
|oNVIC FunctionsNested Vector Interrupt Controller (NVIC) functions related to TrustZone for ARMv8-M
|oSysTick FunctionsSysTick functions related to TrustZone for ARMv8-M
|oSAU FunctionsSecure Attribution Unit (SAU) functions related to TrustZone for ARMv8-M
|\RTOS Context ManagementRTOS Thread Context Management for ARMv8-M TrustZone
\Cache Functions (only Cortex-M7)Functions for Instruction and Data Cache
 oI-Cache FunctionsFunctions for the instruction cache
 \D-Cache FunctionsFunctions for the data cache